ResearchBib Share Your Research, Maximize Your Social Impacts
Sign for Notice Everyday Sign up >> Login

DPNoC 2018 - The 5th International Workshop on Design and Performance of Networks on Chip

Date2018-08-13 - 2018-08-15


VenueGran Canaria, Spain Spain

KeywordsNoC; SoC; FPGA


Topics/Call fo Papers

The advance in silicon technology has led to the emergence of on-Chip Systems (SoC), where a complete system with a large number of intellectual property cores can be integrated onto a single silicon chip. The performance of SoCs highly depends on the speed and efficiency of their underlying communications subsystems. The light weight networks, known as Network-on-Chip (NoC), have been introduced to overcome the scalability problem found in shared-bus communication architectures. Intensive research studies have been undertaken investigating the design cost, in terms of silicon area and power consumption, and performance of NoC. Most of these studies are targeting NoC topology, router microarchitecture, switching techniques, routing algorithms, and application mapping onto NoC.
The workshop on the Design and Performance of Networks on Chip (DPNoC'2018 will represent an international forum for researchers from both academia and industry to expose the latest trends, research findings, and emerging issues in this area.
The topics of interest include, but are not limited to:
• Technology constraints on NoCs
• Router microarchitecture
• Flow control techniques
• Switching techniques
• Routing protocols
• Fault tolerance/reliability in NoC
• Technology constraints on NoCs
• Scheduling and application mapping onto NoC
• Wireless NoCs
• NOCs modeling and performance evaluation
• NOC scalability
• FPGA-based implementation of reconfigurable NoCs
Paper Preparation, Submission and Publication
You are invited to submit original and unpublished research works on above and other topics related to Design and Performance of Networks on Chip. Submitted papers must not have been published or simultaneously submitted elsewhere. Please, indicate clearly the corresponding author and include up to 6 keywords and an abstract of no more than 400 words.
The submitted paper must be formatted according to the guidelines of Procedia Computer Science, MS Word Template, Latex, Template Generic, Elsevier.
Paper Length must be no longer than 6 pages including all figures, tables and references.
Paper Submission: authors are requested to submit their papers electronically using the The Online EDAS conference management system ( in PDF format before the deadline (see Important Dates). The submission processes will be managed by EDAS. If you have used this system before, you can use the same username and password. If this is your first time using EDAS, you will need to register for an account by clicking "create a new account" button. Upon completion of registration, you will get a notification email from the system and you are ready for submitting your paper. You can upload and re-upload the paper to the system by the submission due date.
All accepted papers will be scheduled for oral presentations and will be printed in the conference proceedings published by Elsevier Science in the open-access Procedia Computer Science series (on-line). At least one author of each accepted paper is required to register and attend the conference to present the work.
All DPNoC-2018 accepted papers will be printed in the conference proceedings published by Elsevier Science in the open-access Procedia Computer Science series on-line. Procedia Computer Sciences is hosted on and on Elsevier content platform ScienceDirect (, and will be freely available worldwide. All papers in Procedia will also be indexed by Thomson Reuters' Conference Proceeding Citation Index The papers will contain linked references, XML versions and citable DOI numbers. You will be able to provide a hyperlink to all delegates and direct your conference website visitors to your proceedings. All accepted papers will also be indexed in DBLP (
Journal Special Issue: extended version of all accepted papers in the workshop will be published as special issue on The International Journal of Computing and Digital Systems (IJCDS) Papers must be formatted according to IJCDS form.
DPNoC-2018 Workshop Co-Chairs

Last modified: 2018-01-11 17:03:24