SAW 2011 - 2nd Workshop on SoC Architecture, Accelerators and Workloads (SAW-2)

2nd Workshop on SoC Architecture, Accelerators and Workloads (SAW-2)
Feb 12th 2011, San Antonio, Texas, USA
Held in conjunction with HPCA-17

Organizing Chairs:
Ravi Iyer Intel Labs ravishankar.iyer-AT-intel.com

Ramesh Illikkal Intel Labs ramesh.g.illikkal-AT-intel.com

Raj Yavatkar Intel raj.yavatkar-AT-intel.com

Overview
Computing platforms are getting smaller (e.g. handheld devices), richer (e.g. visual computing applications) and broader (i.e. reaching the masses via smartphones and other embedded devices). This trend is made possible by System-on-Chip (SoC) architectures that combine high performance, ultra-low power general-purpose cores along with a wide spectrum of domain-specific accelerators or Intellectual Property (IP) blocks. With the recent introduction of general-purpose compute cores such as Intel Atom processor, these platforms have the potential to run a much broader range of applications than ever before. The goal of this workshop is to bring together academic researchers and industry practitioners to discuss future SoC architectures, accelerators and workloads. The research challenges in SoC platforms are multi-fold, including: (a) providing rich functionality and high performance while maintaining ultra-low power, (b) attempting to cover a broad range of applications that can be migrated from mainstream platforms to SoC devices, (c) enabling a modular architecture and design environment that improves time-to-market and (d) providing a rich software programming environment that eases the challenge of developing applications on a heterogeneous architecture consisting of general-purpose cores as well as specialized accelerators.

Below is the proposed list of topics for the workshop. Topics include, but are not restricted to, the following:

o Novel SoC Architectures

o Ultra-Low Power Core Microarchitectures
o Heterogeneous Architectures and Multi-core SoCs
o Fabrics / Network-on-chip
o Cache/Memory Hierarchies
o HW Support for Programmability and Modularity
o Automated Design Environments
o Simulation / Emulation Methodologies
o Emerging Workloads

o New Workloads (e.g. Visual computing examples such as Augmented Reality, Multi-modal interfaces, etc)
o Workload Analysis for optimization and acceleration
o Workload Partitioning between Cores and Accelerators
o Performance Monitoring and Evaluation
o Case Studies of SoC applications
o Novel Accelerator Designs

o Specialized Accelerator Architectures and Designs
o Domain-Specific Programmable/Configurable Accelerators
o Accelerator Interfaces for Programmability
o Development Environments for Accelerator Design
o System-Level integration of Accelerators
o SoC Systems Software

o Modular Systems Software
o Heterogeneous Programming Languages and Environments
o Application Development Environments
o Runtime Libraries and Environments

Submission Guidelines:

Interested authors are encouraged to submit extended abstracts (1 - 2 pages) or short papers (6 pages) by email to the organizing chairs (Ravi Iyer, Ramesh Illikkal and Raj Yavatkar). The deadline for submission is Nov 19th (by midnight in US PST zone). Final (short) papers will be due on Jan 10th 2011 and will be printed in a workshop proceedings made available to the workshop attendees.

Important Dates:

Abstract / Paper Submission

Nov 19th 2010

Author Notification

Dec 20th 2010

Final Paper Submission

Jan 10th 2011

Workshop

Feb 12th 2011